Chip Multiprocessor Architecture