Design and Implementation of Floating Point Vedic Multiplier in VHDL