Design Framework and Methodology for Synthesis of Networks-On-Chip