Design Methodology for RF CMOS Phase Locked Loops