Digital Logic Circuits Reduction:: A Binary Decision Diagram Based Approach