Digital Timing Macromodeling for VLSI Design Verification