Direct Transistor-Level Layout for Digital Blocks