Logic Synthesis and Verification