Low Leakage Variability Aware Techniques for CMOS Logic Circuits