Performance & Power Impact of Multiple DRAM Address Mapping Schemes