Phase Locked Loop Design as a Frequency Multiplier: A Systematic Approach Towards PLL