Secure Processors Part I