Simulation of FPGA based Buffered Security Enabled Encoders