Single Event Upsets in Sub-65nm CMOS technologies: Monte-Carlo simulations and contribution to understanding of physical mechanisms