Single Port Memory Design Using VHDL: Synthesis and Simulation