Source Level Debugging of Verilog Designs