System Verilog Assertions and Functional Coverage