SYSTEMC IMPLEMENTATION OF A RISC-BASED PROCESSOR ARCHITECTURE