Techniques for Power and Reliability Optimization of CMOS Logic: Power optimization, soft error tolerance improvement