Verilog and SystemVerilog Gotchas