Cost-effective Methods for High-speed Nanometer CMOS VLSI Design