Systemc Implementation of a Risc-based Processor Architecture