Vhdl Design Representation and Synthesis