LSI/VLSI TESTABILIGY DESIGN