Springer SystemVerilog Assertions and Functional Coverage